

United States Patent and Trademark Office



UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	F	ILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/700,150	11/03/2003		Michael A McCurdy	10018223-3	3834
22879	7590	08/16/2004	EXAMINER		INER
HEWLET	T PACKA	ARD COMPANY	LE, DON P		
	-	04 E. HARMONY R OPERTY ADMINIS	ART UNIT	PAPER NUMBER	
FORT COL	LINS, CO	O 80527-2400	2819		
				DATE MAILED: 08/16/200	4

Please find below and/or attached an Office communication concerning this application or proceeding.

	Application No.	Applicant(s)
	10/700,150	MCCURDY ET AL.
Office Action Summary	Examiner	Art Unit
	Don P Le	2819
The MAILING DATE of this communication a	1	
A SHORTENED STATUTORY PERIOD FOR REF THE MAILING DATE OF THIS COMMUNICATION - Extensions of time may be available under the provisions of 37 CFR after SIX (6) MONTHS from the mailing date of this communication. - If the period for reply specified above is less than thirty (30) days, and - If NO period for reply is specified above, the maximum statutory perion. - Failure to reply within the set or extended period for reply will, by state any reply received by the Office later than three months after the may be earned patent term adjustment. See 37 CFR 1.704(b).	N. 1.136(a). In no event, however, may a reply be to the reply within the statutory minimum of thirty (30) do will apply and will expire SIX (6) MONTHS from tute, cause the application to become ABANDON	imely filed ays will be considered timely. m the mailing date of this communication. IED (35 U.S.C. § 133).
Status		
1)⊠ Responsive to communication(s) filed on 02 2a)⊠ This action is FINAL. 2b)□ Ti 3)□ Since this application is in condition for allow closed in accordance with the practice under	his action is non-final. vance except for formal matters, p	
Disposition of Claims		
4) ☐ Claim(s) 1,3-9 and 11-14 is/are pending in the day of the above claim(s) is/are withd 5) ☐ Claim(s) is/are allowed. 6) ☐ Claim(s) 1, 3-9, 11-14 is/are rejected. 7) ☐ Claim(s) is/are objected to. 8) ☐ Claim(s) are subject to restriction and	rawn from consideration.	
Application Papers		
9) The specification is objected to by the Examination The drawing(s) filed on is/are: a) and a an applicant may not request that any objection to the Replacement drawing sheet(s) including the correct of the one o	ccepted or b) objected to by the he drawing(s) be held in abeyance. So ection is required if the drawing(s) is o	ee 37 CFR 1.85(a). bjected to. See 37 CFR 1.121(d).
Priority under 35 U.S.C. § 119		
12) Acknowledgment is made of a claim for forei a) All b) Some * c) None of: 1. Certified copies of the priority docume 2. Certified copies of the priority docume 3. Copies of the certified copies of the priority docume application from the International Bure * See the attached detailed Office action for a li	ents have been received. ents have been received in Applica riority documents have been receiveau (PCT Rule 17.2(a)).	tion No ved in this National Stage
Attachment(s)	_	
1)	4) Interview Summar Paper No(s)/Mail [08) 5) Notice of Informal 6) Other:	

Application/Control Number: 10/700,150 Page 2

Art Unit: 2819

Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35
 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- 2. Claims 1, 3-9 and 11-14 are rejected under 35 U.S.C. 102(b) as being anticipated by Algirdas (FR 2,296,311).
- 3. With respect to claims 1 and 3-8, figure 3 of Algirdas discloses a logic circuit comprising:

A pseudo-NMOS circuit, the pseudo NMOS circuit comprising:

A first PFET (12) electrically connected between a power supply (VDD) and an output node (14);

An NFET circuit (10's) connected between the output node and ground and having a plurality of inputs (A..N);

A second PFET (26) electrically connected between the power supply and the output node, the second PFET being controlled by a signal at the output node;

A control circuit (22, 24) for turning the second PFET ON and OFF based on the signal the output node;

Application/Control Number: 10/700,150 Page 3

Art Unit: 2819

Wherein the control circuit sets the second PFET to ON when the signal at the output node HIGH, and sets the second PFET to OFF when the signal at the output node is LOW.

4. With respect to claims 9 and 11-14, figure 3 of Algirdas discloses a logic circuit for reducing output noise (the claimed functions of the claimed invention and the prior art have to be the same since both are the same configuration), comprising:

A pseudo NMOS circuit comprising:

A load PFET (12) electrically connected between a power supply (VDD) and an output node (14);

An NFET circuit (10's) connected between the output node and ground and having a plurality of inputs (A..N);

A feedback PFET (26) electrically connected between the power supply and the output node for reducing noise, the second PFET being controlled by a signal at the output node;

A feedback circuit (22, 24) electrically connected to the feedback PFET, wherein the feedback circuit sets the feedback PFET to ON when the signal at the output node HIGH, and sets the feedback PFET to OFF when the signal at the output node is LOW.

Response to Arguments

5. Applicant's arguments with respect to claim1, 3-6, 9 and 11 have been considered but are most in view of the new ground(s) of rejection.

Art Unit: 2819

6. THIS ACTION IS MADE FINAL. Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Don P Le whose telephone number is 703-308-4890. The examiner can normally be reached on 7AM - 5PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Michael J Tokar can be reached on 703-305-3493. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Application/Control Number: 10/700,150

Art Unit: 2819

Page 5

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

8/10/2004

DON LE PRIMARY EXAMINER